Descripción: A whole lot of test bank questions for the unsw course 1612, finance.
xxFull description
ACT 67B with answers
Ophthalmology Mcq With AnswersFull description
for young learners
Abdomen
paraphrasing-exercises.Full description
apFull description
sdfghjkl
answers for IGCFull description
Auditing Problems With AnswersFull description
Descripción: Mikrotik Trafic Control Engineering
A whole lot of test bank questions for the unsw course 1612, finance.
Full description
English MCQs With AnswersFull description
Full description
Descrição completa
AbdomenFull description
therm
STLD QUESTIONS
1. According to Boolean algebra, A+A+A+A+A………+A is (a) n A (b)0 (c) 1
(d) A
2. The number (-39) when represented in sign bit magnitude a)11011001 (b) 10100111 (c) 11011000
(d) None of these
3. An arbitrary number system has a radix of 32 with ‘0’ to ‘9’ and ‘A’ to ‘V’ as its 32 basic digits.’0’ digits.’0’ being the first and ‘v’ being bein g the 32th.Decimal number (128)10 in this arbitrary number system is. (a)can be expressed as (40)32 (b) is (128)32 (c)is(100000)32 (d) cannot be determine from the given data 4. Amongst the following 4 bit groups, pick the one which is forbidden in 8421 BCD code: 1001, 1000, 1010, 0100, 0101,0110. 0101,0110. (a) 1001 (b) 0110 (c) 1010 (d) 0100 5. Which of the following Boolean algebraic expressions expressions is incorrect? (a)A+B=A+B (b) A+AB=B (c) (A+B)(A+C)=A+BC
7. The hexadecimal hexadecimal number system is used in digital computers and digital systems to (a) Perform arithmetic operations (b) Perform logic operations (c) Perform arithmetic and logic operations (d) Input binary data into the system. 8. The fastest A/D converter type is (a) counter counter type type A/D converter (b)Successive approximation approximation type type A/D A/D converter converter (c) Dual slope integrated type A/D converter (d) Flash type A/D converter 9. A gate is enabled when its enable input is at logic 0. The gate is (a)NOR (b) AND (c) NAND (d) None of these 10. A data selector is also called as (a)De Multiplexer (b) Priority encoder (c)Multiplexer (d) Decoder
11. Determine the value of base x if : (211) = (152) x
(a) 2
(b) 10
(c) 8
8
(d) 7
12. The only logic family that uses non-saturated transistor is (a) ECL (b) TTL (c) DTL
(d) CMOS
13. The serial adder is a _____circuit, the parallel adder is a _____circuit excluding the registers (a)sequential, sequential (b)combinational, sequential (c)combinational, combinational (d) sequential, combinational 14. Which of the following circuits can be used as parallel-to-serial converter (a)digital counter (b)decoder (c)multiplexer (d)de-multiplexer 15. Determine the value of base x, if (193) = (623) x
(a)16
(b)4
(c)2
8
(d)5
16. A memory in which the contents get erased when power failure occurs is a)EAROM (b) PROM (c) ROM (d) RAM 17. In K-map each of the cell represents one of the _________ possible products n
(a)2
-n
(b)2
2
(c)n
(d)All the above
18. The output of a clocked sequential circuit is independent of the input. The circuit can be represented by a)Mealy model (b) Moore model c)Either Mealy or Moore model (d) Neither Mealy or Moore model 19. . A single literal term in SOP expression a)Requires an inverter for PLA implementation b)Requires an AND gate for PLA implementation c)Doesn’t requires an AND gate for PLA implementation d) Doesn’t requires an inverter for PLA implementation
20. The ROM programmed during manufacturing process itself is called a)MROM (b) PROM (c) EPROM
(d) EEPROM
21. A shift counter compromises of 5 Flip – flops with an inverse feedback from the output of MSB flip flops to the input of the LSB flip flops is a a) Divide by 32 counter (b) Divide by 10 counter (c) 5 bit shift register (d) Modulus – 5 counter 22. When an inverter is placed between the inputs of an S – R flip – flop, the resulting flip – flop is a a) J - K flip - flop (b) Master – slave flip – flop c)T flip - flop (d) D flip - flop 23. Minimum number of Flip – flops needed to construct a BCD decade counter is a) 4 (b) 3 c) 10 (d) none of these 24. Flip – flops can be used to make a) Latches (b) Bounce – elimination switches
c) Registers
25. The fastest among the following logic family is a)Standard TTL (b) Low Power Schottky TTL c)Adanvce Schottky TTL (d) Schottky TTL
(d) All of the above
ANSWERS
1. D 2. A 3. A 4. C 5. B 6. B 7. D 8. D 9. A 10. C 11. D 12. A 13. D 14. C 15. A 16. D 17. A 18. B 19. C 20. A 21.B 22. D 23 A 24. C 25. B 1. B 2. A 3. A 4. C 5. B 6. B 7. D
8. C 9. A 10. A 11. D 12. B 13. D 14. C 15. A 16. A 17. A 18. B 19. C 20. A 21. D 22. B 23. D 24. C 25. B
